The Complete Switching Circuit Design for CPU Joint Body Biasing and Supply Voltage Scaling

  • Diary R. SULAIMAN Department of Electrical,College of Engineering , Salahaddin University-Erbil, Kurdistan Region, Iraq
  • Ibrahim I. HAMARASH Department of Computer,School, College of Engineering, University of Kurdistan –Hawler, Erbil, Kurdistan Region, Iraq
  • Muhammed A. IBRAHIM Department of Electrical,College of Engineering , Salahaddin University-Erbil, Kurdistan Region, Iraq
Keywords: Supply voltage scaling; threshold voltage scaling; switching network; body bias voltage.


The modern CPU technology scaling with increasing transistor density causes an exponential growth of both dynamic and static power dissipations that affecting the microprocessor’s performance. The body bias voltage (VBB) and supply voltage (VDD) extent to decrease to maintain the low power requirements. Joint body biasing and voltage scaling is an efficient technique that reduces the power dissipation of CPUs and high performance digital devices when peak performance is unneeded.

Switching networks have become an essential component in the design of digital ICs that require the ability to control and select a specified threshold voltage/body-bias and supply voltages (VTH/VBB-VDD) for the microprocessor chip. This paper presents a complete design of a switching network for joint body biasing and supply voltage scaling (VBB-VDD), which is consistent in allowing compact low power consumption and low temperatures in the core of high-performance processors. The results show the roles and effectiveness of the switching network that adaptively selects the VTH/VBB-VDD sets for different workloads and simulation environments and all temperature ranges.


CHUN, J. W. & CHEN, C.-Y. R. 2016. Leakage power reduction using the body bias and pin reordering
technique. IEICE Electronics Express, 13, 20151052-20151052.
HIROSE, T., ASAI, T. & AMEMIYA, Y. 2008. Temperature-compensated CMOS current reference circuit
for ultralow-power subthreshold LSIs. IEICE Electronics Express, 5, 204-210.
HONG, H., LIM, J., LIM, H. & KANG, S. 2013. Thermal-aware dynamic voltage frequency scaling for
many-core processors under process variations. IEICE Electronics Express, 10, 20130463-20130463.
KAMAE, N., ISLAM, A. M., TSUCHIYA, A., ISHIHARA, T. & ONODERA, H. 2015. Energy reduction by
built-in body biasing with single supply voltage operation. Energy [fJ], 5, 6.5.
KUMAR, S. V., RAO, P., SHARATH, H., SACHIN, B., RAVI, U. & MONICA, B. 2018. Review on VLSI design using optimization and self-adaptive particle swarm optimization. Journal of King Saud University-Computer and Information Sciences.
OKUHARA, H., AHMED, A. B. & AMANO, H. 2018. Digitally Assisted On-Chip Body Bias Tuning Scheme for Ultra Low-Power VLSI Systems. IEEE Transactions on Circuits and Systems I: Regular Papers.
OKUHARA, H., KITAMORI, K., FUJITA, Y., USAMI, K. & AMANO, H. An optimal power supply and body bias voltage for a ultra low power micro-controller with silicon on thin box MOSFET. Low Power Electronics and Design (ISLPED), 2015 IEEE/ACM International Symposium on, 2015. IEEE, 207-212.
PAHLEVAN, A., PICOREL, J., ZARANDI, A. P., ROSSI, D., ZAPATER, M., BARTOLINI, A., DEL VALLE, P. G., ATIENZA, D., BENINI, L. & FALSAFI, B. Towards near-threshold server processors. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, 2016. IEEE, 7-12.
PASHAKI, E. R. & SHALCHIAN, M. 2016. Design and simulation of an ultra-low power high performance CMOS logic: DMTGDI. Integration, the VLSI Journal, 55, 194-201.
PUSCHINI, D., RODAS, J., BEIGNE, E., ALTIERI, M. & LESECQ, S. 2016. Body Bias usage in UTBB FDSOI designs: A parametric exploration approach. Solid-State Electronics, 117, 138-145.
SHAH, A. P., NEEMA, V. & DAULATABAD, S. Effect of process, voltage and temperature (PVT) variations In LECTOR-B (leakage reduction technique) at 70 nm technology node. Computer, Communication and Control (IC4), 2015 International Conference on, 2015. IEEE, 1-6.
SULAIMAN, D., HAMARASH, I. & IBRAHIM, M. 2017a. Adaptive supply and body voltage control for ultra-low power microprocessors. IEICE Electronics Express, 14, 20170306-20170306.
SULAIMAN, D., HAMARASH, I. & IBRAHIM, M. 2017b. Microprocessors optimal power dissipation using combined threshold hopping and voltage scaling. IEICE Electronics Express, 14, 20171046-20171046.
ZANGI, U. & FELDMAN, N. 2017. Methods and apparatuses for sub-threhold clock tree design for optimal power. Google Patents.
How to Cite
R. SULAIMAN, D., I. I. HAMARASH, and M. A. IBRAHIM. “The Complete Switching Circuit Design for CPU Joint Body Biasing and Supply Voltage Scaling”. ZANCO Journal of Pure and Applied Sciences, Vol. 31, no. s3, Aug. 2019, pp. 20-25, doi:10.21271/ZJPAS.31.s3.3.